|  |
| --- |
| GATE |
| **COA** |
| Short Notes and PYQ’s |

|  |
| --- |
| VARUN KUMAR  [Date] |

Table of Contents

[**Floating Point Representation** 2](#_Toc201245365)

[Notes 2](#_Toc201245366)

[PYQ’s 3](#_Toc201245367)

[**I/O Organization** 4](#_Toc201245368)

[Notes 4](#_Toc201245369)

[PYQ’s 5](#_Toc201245370)

[**Memory Management** 6](#_Toc201245371)

[**Cache Organization** 7](#_Toc201245372)

[**DISK** 8](#_Toc201245373)

[**Pipeline Processing** 9](#_Toc201245374)

[**Instruction & Addressing Mode** 10](#_Toc201245375)

[**CPU & Control Unit** 11](#_Toc201245376)

# **Floating Point Representation**

## Notes

## PYQ’s

# **I/O Organization**

## Notes

## PYQ’s

**2025**

Q.11 Suppose a program is running on a non-pipelined single processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps (not necessarily in order) are taken by the processor when the interrupt arrives:

(i) The processor saves the content of the program counter.

(ii) The program counter is loaded with the start address of the ISR


(iii) The processor finishes the present instruction.

Which ONE of the following is the CORRECT sequence of steps?

1. (iii), (i), (ii)
2. (i), (iii), (ii)
3. (i), (ii), (iii)
4. (iii), (ii), (i)

ANS: - A <https://gateoverflow.in/460080/gate-cse-2025-set-1-question-1>

**2018**



ANS: - A

# **Memory Management**

# **Cache Organization**

# **DISK**

# **Pipeline Processing**

# **Instruction & Addressing Mode**

# **CPU & Control Unit**